|
Français Site Map
|
![]() ![]() ![]() ![]()
AUTOMOTIVE
MECHATRONICS
ELECTRICAL
AEROSPACE
ACADEMIC
|
Support Downloads Contact Us Request information |
| Company Products & Services Customers News & Events | ||
| Home > News and Events > Press Room > 2007 > Press Release |
|
Press ReleaseOpal-RT Introduces eDRIVEsim Real-time HIL Simulator & Control Prototyping Platform Combines RT-LAB with affordable, high performance x86 & FPGA technology Ideal platform for design and test of advanced power electronic control systems and HIL testing of controllers used in high-speed electric motors, power converters, hybrid drives Tuesday September 4, 2007 – Montreal (Quebec) – Opal-RT, the leading provider of distributed real-time simulation and hardware-in-the-loop testing systems, today unveiled eDRIVEsim™. Combining Opal-RT’s RT-LAB™ real-time technology with affordable, high performance multi-core X86 processors and FPGA I/O products, eDRIVEsim is the ideal real-time platform for designing advanced control systems and performing HIL testing of controllers used in high-speed electric motors, power converters, and hybrid drives. eDRIVEsim’s software is based upon Opal RT’s RT-LAB - the real-time technology that has revolutionized the way model-based design is performed. RT-LAB’s flexibility and scalability allow it to be used in virtually any simulation or control system application, and to add computing-power where and when it is needed. "Opal-RT leads with technologies for simulating complex power electronics systems in real-time,," says Jean Bélanger, President, Opal-RT Technologies Inc. "eDRIVEsim fills an important gap in the design of motor drives by greatly improving both the speed of the design process and the accuracy of the motor models that are used in hardware-in-the-loop testing." Major manufacturers that have already implemented eDRIVEsim include Hitachi, Mitsubishi, and Toyota (NYSE:TM). Typical Applications
eDRIVEsim can also be used for fast power electronic control prototyping; implementing control algorithms and testing them in real-time and in both digital mode or HIL mode, by connecting the prototyped controller I/Os to either a virtual plant or a real-plant. eDRIVEsim uses Simulink® as a front-end graphical modeling environment, and comes with a full range of software tools and libraries for the real-time modeling and simulation of power converters and motor drives. In addition, eDRIVEsim uses the latest Intel® multi-core X86 processors and Opal-RT’s OP5000 series of high speed Xilinx® -based FPGA I/O products as real-time targets, and is available in a 19-inch rack desk-side rack-mountable chassis or in a compact MX STATION portable chassis. Three eDRIVEsim Models eDRIVEsim hardware is fully configurable to meet specific customer needs. Popular configurations include:
Performance With the eDRIVEsim OP4130, multiple drives and other power converters can be simulated simultaneously by taking advantage of all four processing cores of the INTEL QUAD-CORE 2.4-GHz processor. Ease of Use After compilation, the Simulink part of the model is downloaded to the Intel® Core™ 2 Duo or Quad processor, while the Xilinx part is downloaded to the eDRIVEsim OP4120’s Opal RT OP5130 FPGA chip. The resulting real-time target is ready to be connected to the physical equipment to be controlled or tested, by the means of analog and digital I/Os. Models can be connected to external equipment simply by dragging-and-dropping any input or output needed from the extensive list of I/O blocks available in the RT-LAB I/O library. With eDRIVEsim OP4120, subsystems designed with blocks from the Xilinx Blockset for Simulink can be incorporated into a model, allowing that part of the model to be executed on a Opal RT OP5130 Xilinx FPGA chip, achieving low latency unprecedented in the simulation of high speed motors and high switching frequency converters, and allowing testing of fast controllers and protection systems. Using RT-LAB’s distributed and parallel processing scheduler, models can be easily distributed on multiple processing cores. One core is dedicated to communication with the host PC, data logging, and running slower parts of the model (ie. slow dynamics). Remaining cores are fully dedicated to model computation with time steps as low as 5 microseconds. Maximum Accuracy With JMAG-RT Finite Element-Based Motor Models About Opal-RT Technologies Inc. Opal-RT Technologies Contact
|
|
| Copyright © 1997-2007 – Opal-RT Technologies Inc. All Rights Reserved | Our privacy policy |