Support : Knowledge base

Knowledge Base

Welcome to OPAL-RT’s Knowledge Base

OPAL-RT offers a repository of support information for optimal use of its technology.

Loading…

Please note that OPAL-RT knowledge base is not fully optimized for mobile platforms.

For optimal experience, use a desktop computer.

Reference Number: AA-01348// Views: AA-01348// Created: 2017-12-06 18:42:51// Last Updated: 2018-05-08 17:48:51
Problem & Solution
Bad / abnormal frequency and duty cycle PWM readings using Event Detector block (TSDI)

Problem

I am trying to input correctly a PWM signal using the Event Detector Block (TSDI) but I am not getting the expected signal inside my model. To confirm the issue, I generate a PWM signal in the model, connect the loopback cable and verify the readings.


Solution

First verify the name of the bitstream you are using and look if it contains either of the following series of number:

  • 2.3.5.87, like this one for example: ML605_2-EX-0029-2_3_5_87-300Series_eHS_with_IOs-21-0A.bin
  • 3.0.0.209
  • 3.1.0.274
  • 3.1.1.306
  • 3.1.2.360

For these bitsreams, the Event Detector Block (TSDI) is not able to read PWM with low frequencies. To be more precise, low frequencies correspond to less than the sampling frequency of the model. For example, if the time step of your model is 50us, the sampling frequency is thus 20 kHz so PWM signals with frequencies lower than 20 kHz will not be well captured.

You will thus need a different bitstream. Please contact the Support team explaining your issue and providing the link to this KB article and we will happily provide you with a new bitstream. 


To Support, please use a newer version of RT-XSG to compile the bitstream and make sure to change the RT-XSG blocks as well for the TSDI part.