Support : Knowledge base

Knowledge Base

Welcome to OPAL-RT’s Knowledge Base

OPAL-RT offers a repository of support information for optimal use of its technology.

Loading…

Please note that OPAL-RT knowledge base is not fully optimized for mobile platforms.

For optimal experience, use a desktop computer.

Reference Number: AA-01323// Views: AA-01323// Created: 2017-09-25 18:56:59// Last Updated: 2017-09-25 18:56:59
Problem & Solution
Manual reconfiguration of a OPAL-RT I/O board with corrupted Flash memory content

OPAL-RT provides ways to reconfigure the I/O board firmware automatically via the graphical user interface, Python API or on the simulation target command line. However, these procedures all rely on the ability for the simulation target operating system to recognize the card as a valid OPAL-RT I/O board from the PCIe interface of the motherboard. If the firmware of the OPAL-RT I/O board gets corrupted, manual reconfiguration via the simulator JTAG interface might be necessary.

 

When you program the board via JTAG you have to know a few concepts about FPGA programming.
 

  1. The simulation target lists the PCIe cards, including the OPAL-RT I/O FPGA card, during boot. If your FPGA content is corrupted (i.e. was not accessible through the PCIe), you need to reboot the simulation target after reprogramming the FPGA with valid conent via JTAG.
  2. The FPGA content is erased when it loses power. This means that when you reboot the target you have to use the “Reset” button of the simulator, and not the “Power” button, nor the power switch at the back.
  3. When you turn on the power on the simulation target, the FPGA will be programmed from the Flash memory located next to it. If your “FPGA content is corrupted” it actually means that it is the content of that flash memory that is corrupted. It is important then to write this flash memory with a valid content right after the FPGA is programmed via JTAG and the simulation target is rebooted using the reset button.
 This procedure should be done only if the card is not detected using the "Get I/O Info" option in the RT-LAB target management view.

The detailed procedure is attached, see OPALRT_Flash_JTAG_procedure.pdf.


Note that if you are using Windows 8/10, here is a guide to make Xilinx ISE iMPACT work : http://www.eevblog.com/forum/microcontrollers/guide-getting-xilinx-ise-to-work-with-windows-8-64-bit/

OPALRT_Flash_JTAG_procedure.pdf 1.2 Mb 1.2 Mb